Whitepapers

  • Industries
  • Technology
  • Management

Significance of signal integrity in Sub-micron techonologies

Signal integrity issues such as crosstalk delay and crosstalk noise become critical and unavoidable for system-on-chip (SoC) designs at about 130 nm and below .These SI issues can lead to major timing closure difficulties. Unfortunately most of the digital designers may not recognize the importance of signal integrity issues and problems may not be identified until it is too late .Ultimately it can cause chip failures and poor manufacturing yield unless addressed in the design cycle.

 

Download PDF

How to choose fpga for your next design?

The semiconductor technology is growing rapidly day to day and the complexity of the system designs are also growing in the same manner. Field Programmable Gate Arrays (FPGAs) are a tremendously exciting implementation platform for system design. Even though programmable logic has been around for many years, the latest generations FPGAs are more powerful and are making their way as the right solution for many embedded or ASIC applications.

 

Download PDF

Analysis Of Clock Features

Synchronous clock distribution has become the dominant strategy for ICs with higher clock frequencies. Large high-performance server microprocessors require global clock distributions with very low uncertainty in clock arrival times. In nanometer technologies, due to the high device density and complicated physical design effects, a small change in the design for timing fixes can cause new timing violations and result in design iterations. Process variations also cause timing variations in manufactured chips, causing failures and chips not meeting the performance guaranteed by design specifications. Because of the high design and manufacturing costs, a small percentage of the timing yield loss can turn the design from a money-spinner into a profit-loser. Also, due to the rapid growth of portable electronics, high density integrated circuits with low energy consumption at high speeds are desirable. Therefore, it is paramount to address the timing yield, power consumption and signal integrity issues influenced by clock.

 

Download PDF

Identifying performance problems using Specman profiling and deriving coding guidelines for performance oriented 'e'

A system verification environment is assembled from numerous standalone module level verification environments. As verification environments get larger and more complex, the performance of a verification environment especially at system level is very critical. A system level verification environment may include multiple verification components like e Verification components (eVC), Bus function Model (BFM) and will be performance intensive in present day System-on-Chip (SoC). Even a slight improvement in a code being repeatedly used can results in higher performance.

 

Download PDF

Analysis Of Clock Features

Synchronous clock distribution has become the dominant strategy for ICs with higher clock frequencies. Large high-performance server microprocessors require global clock distributions with very low uncertainty in clock arrival times. In nanometer technologies, due to the high device density and complicated physical design effects, a small change in the design for timing fixes can cause new timing violations and result in design iterations. Process variations also cause timing variations in manufactured chips, causing failures and chips not meeting the performance guaranteed by design specifications.

 

Download PDF

Identifying performance problems using Specman profiling and deriving coding guidelines for performance oriented 'e'

A system verification environment is assembled from numerous standalone module level verification environments. As verification environments get larger and more complex, the performance of a verification environment especially at system level is very critical.

 

Download PDF

Framework for Managing Culture in Distributed Software Projects

Though there have been studies on the impact of individual culture on performance of project teams and hence success of projects, the influence of multiple cultures on the performance and success of projects is less studied. Here in this paper we will articulate the challenges faced by multi-cultural teams located across geographical locations connected only by virtual medium.

 

Download PDF

 

For more details please write to marketing@sasken.com